# **5V ECL 3-Bit Registered Bus Transceiver**

The MC100E336 contains three bus <u>transceivers</u> with both transmit and receive registers. The bus outputs ( $\overline{BUS0}$ – $\overline{BUS2}$ ) are specified for driving a 25  $\Omega$  bus; the receive outputs (Q0 – Q2) are specified for 50  $\Omega$  The bus outputs feature a normal HIGH level (V<sub>OH</sub>) and a cutoff LOW level – when LOW, the outputs go to –2.0 V and the output emitter-follower is "off", presenting a high impedance to the bus. The bus outputs also feature edge slow-down capacitors.

The Transmit Enable pins (TEN) control whether current data is held in the transmit register, or new data is loaded from the A/B inputs. A LOW on both of the Bus Enable inputs (BUSEN), when clocked through the register, disables the bus outputs to -2.0 V.

The receiver section clocks bus data into the receive registers, after gating with the Receive Enable ( $\overline{RXEN}$ ) input.

All registers are clocked by a positive transition of CLK1 or CLK2 (or both).

Additional leadframe grounding is provided through the Ground pins (GND) which should be connected to 0 V. The GND pins are not electrically connected to the chip.

The 100 Series contains temperature compensation.

- 25 Ω Cutoff Bus Outputs
- 50 Ω Receiver Outputs
- Transmit and Receive Registers
- 1500 ps Max. Clock to Bus
- 1000 ps Max. Clock to Q
- Bus Outputs Feature Internal Edge Slow-Down Capacitors
- Additional Package Ground Pins
- PECL Mode Operating Range: V<sub>CC</sub> = 4.2 V to 5.7 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -4.2 V to -5.7 V
- Internal Input Pulldown Resistors
- ESD Protection: > 1 KV HBM, > 75 V MM
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
   For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 code V–0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 430 devices




# ON Semiconductor™

http://onsemi.com

# MARKING DIAGRAM





PLCC-28 FN SUFFIX CASE 776

A = Assembly Location


WL = Wafer Lot

YY = Year

WW = Work Week

## **ORDERING INFORMATION**

Device	Device Package			
MC100E336FN	PLCC-28	37 Units/Rail		
MC100E336FNR2	PLCC-28	500 Units/Reel		



 $<sup>^{\</sup>star}$  All VCC and VCCO pins are tied together on the die.

Warning: All V $_{\rm CC}$ , V $_{\rm CCO}$ , and V $_{\rm EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

**PIN DESCRIPTION** 

PIN	FUNCTION
TEN1, TEN2	ECL Transit Enable
A0-A2	ECL Data Inputs A
B0-B2	ECL Data Inputs B
Q0-Q1	ECL Output
BUSEN1, BUSEN2	ECL Bus Enables
BUS0-BUS2	ECL Bus Outputs
RXEN	ECL Receive Enable
CLK1, CLK2	ECL Clock Input
V <sub>CC</sub> , V <sub>CCO</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
GND	Ground
NC	No Connect

Figure 1. Pinout Diagram




Figure 2. Logic Diagram

### MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
Vсс	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8	V
VEE	NECL Mode Power Supply	VCC = 0 V		-8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	AEE = 0 A	$V_I \le V_{CC}$ $V_I \ge V_{EE}$	6 –6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
TA	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θJΑ	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	28 PLCC 28 PLCC	63.5 43.5	°C/W °C/W
θЈС	Thermal Resistance (Junction-to-Case)	std bd	28 PLCC	22 to 26	°C/W
VEE	PECL Operating Range NECL Operating Range			4.2 to 5.7 -5.7 to -4.2	V V
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

<sup>1.</sup> Maximum Ratings are those values beyond which device damage may occur.

# 100E SERIES PECL DC CHARACTERISTICS $V_{CCx} = 5.0 \text{ V}$ ; $V_{EE} = 0.0 \text{ V}$ (Note 2)

			0°C		25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current		125	150		125	150		144	173	mA
Vон	Output HIGH Voltage (Note 3)	3975	4050	4120	3975	4050	4120	3975	4050	4120	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	3190	3295	3380	3190	3255	3380	3190	3260	3380	mV
VIH	Input HIGH Voltage	3835	4050	4120	3835	4120	4120	3835	4120	4120	mV
V <sub>IL</sub>	Input LOW Voltage	3190	3300	3525	3190	3525	3525	3190	3525	3525	mV
VCUT	Cut-off Output Voltage (Note 3)	2.9		2.97	2.9		2.97	2.9		2.97	V
lН	Input HIGH Current RXEN All Other Inputs			225 150			225 150			225 150	μА
I <sub>I</sub> L	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

2. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.46 V / –0.8 V. 3. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.10 V.

# 100E SERIES NECL DC CHARACTERISTICS $V_{CCx} = 0.0 \text{ V}$ ; $V_{EE} = -5.0 \text{ V}$ (Note 4)

		0°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		125	150		125	150		144	173	mA
Vон	Output HIGH Voltage (Note 5)	-1025	-950	-880	-1025	-950	-880	-1025	-950	-880	mV
VOL	Output LOW Voltage (Note 5)	-1810	-1705	-1620	-1810	-1745	-1620	-1810	-1740	-1620	mV
V <sub>IH</sub>	Input HIGH Voltage	-1165	-950	-880	-1165	-880	-880	-1165	-880	-880	mV
V <sub>IL</sub>	Input LOW Voltage	-1810	-1700	-1475	-1810	-1475	-1475	-1810	-1475	-1475	mV
<sup>∨</sup> CUT	Cut-off Output Voltage (Note 3)	2.9		2.97	2.9		2.97	2.9		2.97	V
lН	Input HIGH Current  RXEN  All Other Inputs			225 150			225 1502			225 150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.


4. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.46 V / -0.8 V.

5. Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> - 2.10 V.

 $\textbf{AC CHARACTERISTICS} \quad V_{CCx} = 5.0 \text{ V}; \ V_{EE} = 0.0 \text{ V} \quad \text{or} \quad V_{CCx} = \ 0.0 \text{ V}; \ V_{EE} = -5.0 \text{ V} \text{ (Note 6)}$ 

			0°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fMAX	Maximum Toggle Frequency		TBD			TBD			TBD		GHz
<sup>t</sup> PLH	Propagation Delay to Output										ps
<sup>t</sup> PHL	Clk to Q	500	700	100	500	700	1000	500	700	1000	
	Clk to BUS	825	1250	1800	825	1250	1800	825	1250	1800	
t <sub>S</sub>	Setup Time										ps
	BUS, RXEN	150	-150		150	-150		150	-150		
	BUSEN	100	- 200		100	- 200		100	- 200		
	A, B Data	300	- 50		300	- 50		300	- 50		
	TEN	450	150		450	150		450	150		
th	Hold Time										ps
	BUS, RXEN	450	150		450	150		450	150		
	BUSEN	500	200		500	200		500	200		
	A, B Data	350	50		350	50		350	50		
	TEN	200	-150		200	-150		200	-150		
tpW	Minimum Pulse Width										ps
	Clk	400			400			400			
<sup>†</sup> JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
t <sub>r</sub>	Rise/Fall Times										ps
t <sub>f</sub>	20 - 80% (Qn)	300	450	700	300	450	700	300	450	700	
	20 - 80% ( <del>BUSn</del> Rise)	500	800	1000	500	800	1000	500	800	1000	
	20 - 80% ( <del>BUSn</del> Fall)	300	500	800	300	500	800	300	500	800	

<sup>6. 100</sup> Series: V<sub>EE</sub> can vary +0.46 V / -0.8 V.



Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

# **Resource Reference of Application Notes**

**AN1404** – ECLinPS Circuit Performance at Non–Standard V<sub>IH</sub> Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 – Designing with PECL (ECL at +5.0 V)

AN1503 - ECLinPS I/O SPICE Modeling Kit

AN1504 – Metastability and the ECLinPS Family

AN1568 – Interfacing Between LVDS and ECL

AN1596 – ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 – Using Wire–OR Ties in ECLinPS Designs

AN1672 – The ECL Translator Guide

AND8001 – Odd Number Counters Design


**AND8002** – Marking and Date Codes

AND8020 - Termination of ECL Logic Devices

#### PACKAGE DIMENSIONS

### PLCC-28 **FN SUFFIX**

PLASTIC PLCC PACKAGE CASE 776-02 **ISSUE E** 



#### NOTES:

- DATUMS -L-, -M-, AND -N- DETERMINED
   WHERE TOP OF LEAD SHOULDER EXITS
- PLASTIC BODY AT MOLD PARTING LINE.

  2. DIM G1, TRUE POSITION TO BE MEASURED
- AT DATUM -T., SEATING PLANE.

  3. DIM R AND U DO NOT INCLUDE MOLD FLASH.
  ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE
- 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY
- PLASTIC BODY.
  DIMENSION H DOES NOT INCLUDE DAMBAR
  PROTRUSION OR INTRUSION. THE DAMBAR
  PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INC	HES	MILLIN	METERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.485	0.495	12.32	12.57	
В	0.485	0.495	12.32	12.57	
С	0.165	0.180	4.20	4.57	
Е	0.090	0.110	2.29	2.79	
F	0.013	0.019	0.33	0.48	
G	0.05	0 BSC	1.27	BSC	
Н	0.026	0.032	0.66	0.81	
J	0.020	_	0.51	_	
K	0.025	_	0.64	_	
R	0.450	0.456	11.43	11.58	
U	0.450	0.456	11.43	11.58	
٧	0.042	0.048	1.07	1.21	
W	0.042	0.048	1.07	1.21	
Х	0.042	0.056	1.07	1.42	
Y	_	0.020	_	0.50	
Z	2°	10°	2°	10°	
G1	0.410	0.430	10.42	10.92	
K1	0.040	_	1.02	_	

# **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

# Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.